Abstract-
. However, majority of reported D it values in the InGaAs gate stacks is still higher than those in Si gate stacks, and, more seriously, there were a couple of reports on immature reliability characteristics of the InGaAs gate stacks [7] . Therefore, it is vital to further reduce all the trap density at the dielectric/III-V channel interface and inside the dielectric layer. These strongly demands for additional process steps to minimize the interfacial and the oxide trap densities. Kim et al. reported benefits of using a H 2 forming-gas-anneal in passivating the InGaAs surface/interface [8] . In this letter, we investigate the impact of H 2 -based high-pressure annealing (HPA) process onto InGaAs MOSCAPs and MOSFETs with Al 2 O 3 /HfO 2 gate stack.
II. EXPERIMENT
The cross-sectional schematic of InGaAs MOSCAPs and MOSFETs is shown in Fig. 1 (a) . The layer structure is grown by molecular beam epitaxy (MBE) on an InP substrate. The quantum well channel consists of a 10-nm-thick In 0.7 Ga 0.3 As channel on an In 0.52 Al 0.48 As barrier layer with inverted Si δ-doping. The device fabrication is similar to our previous report [9] . First, electrical isolation of the active region is carried out using an H 3 PO 4 based wet etchant. Source and drain ohmic contacts to the n + InGaAs are made using e-beam evaporation and subsequent lift-off of a Mo/Ti/Au metal stack. A PECVD-grown SiO 2 layer is used to form a hard mask and the gate pattern is defined with ZEP-520A by JEOL 6000FX e-beam lithography. Then, CF 4 -based plasma dry etching is used to transfer the defined pattern onto n + InGaAs 0741-3106 © 2015 IEEE. Translations and content mining are permitted for academic research only. Personal use is also permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. [11] and conductance method [12] for three different types of InGaAs MOSCAPs at room temperature.
(black dashed lines) HPA, after forming-gas-anneal (FGA, blue dashed lines) and after HPA process (red solid lines). After HPA process, the overall accumulation capacitance increases which indicate the reduction in effective-oxidethickness (EOT), and the CV shows a small frequency dispersion. Yuan et al. reported that the frequency dispersion in the accumulation regime is attributed to border traps inside the dielectric layer [10] , and the HPA process step in this work turns out to be effective in reducing the border traps. Figure 3 shows the interfacial trap density (D it ) for three types of MOSCAPs with Al 2 O 3 /HfO 2 as a function of V G , using Terman method [11] and conductance method [12] . From both methods, D it is improved by more than 30 % after HPA process, which is also attributed to the effective passivation of the interface traps during the annealing step. Consistent with findings in the InGaAs MOSCAPs, the improvement in the electrostatic integrity of the InGaAs MOSFETs arises mostly from the reduction of D it during the HPA process step in this work. Aforementioned, the charge trapping mechanism which is the interaction between border traps and hot carriers in the channel yields a shift in threshold voltage ( V T ) and frequency dispersion. We measured V T transient for various stress-recovery cycles under a constant stress field (∼3.4 MV/cm) for both types of devices. Figure 4 (b) shows V T profile as a function of iteration of CVS. Clearly, the InGaAs MOSFETs after HPA process exhibits less shift in V T than one before HPA, which is attributed to the reduction in border traps during the annealing step. Finally, Table I summaries key device parameters for our devices before and after HPA process, such as D it from Terman method, capacitance-equivalentthickness (CET), SS, DIBL and ON-resistance (R ON ).
IV. CONCLUSION
We have investigated the impact of HPA process onto InGaAs MOSCAPs and MOSFETs with Al 2 O 3 /HfO 2 gate stack. After HPA process step, we have observed a significant improvement in CV characteristics of the InGaAs MOSCAPs and subthreshold characteristics of the InGaAs QW MOSFETs. The HPA process also helps to mitigate a shift in threshold voltage during the CVS. All of these improvements stem from the effective passivation of the border traps and the interfacial traps during the annealing step. We also believe that the HPA process developed in this work would be invaluable for non-planar InGaAs MOSFETs, such as tri-gate architecture, in the sense of recovering the sidewall gate-stack damage through the annealing step.
